Regviz

Microchip Technology /ATSAML22J18A /SLCD /INTENCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML22J18A/SLCD/INTENCLR#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (FC0O)FC0O 0 (FC1O)FC1O 0 (FC2O)FC2O 0 (VLCDRT)VLCDRT 0 (VLCDST)VLCDST 0 (PRST)PRST

Description

Interrupt Enable Clear

Fields

FC0O

Frame Counter 0 Overflow Interrupt Disable
FC1O

Frame Counter 1 Overflow Interrupt Disable
FC2O

Frame Counter 2 Overflow Interrupt Disable
VLCDRT

VLCD Ready Toggle Interrupt Disable
VLCDST

VLCD Status Toggle Interrupt Disable
PRST

Pump Run Status Toggle Interrupt Disable

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data